Abstract-Contemporary event building approaches use data switches, either homemade or commercial off-the-shelf ones, to merge data from different channels and distribute them among processor nodes. However, in many trigger and DAQ systems, the merging and distributing functions can often be performed in pre-processing stages. By carefully integrating these functions into the upstream pre-processing stages, the events can be built without dedicated switches. In addition to the cost reducing, extra benefits are gain when the event is built early upstream. In this document, an example of the integrated upstream parasitic event building architecture that has been studied for the BTeV level 1 pixel trigger system is described.
The event building function for the BTeV level 1 pixel trigger system is carefully integrated into several pre-processor stages. In each stage, several input channels are merged together and the pre-processing functions are performed. Upon output from each stage, the data are distributed over several output channels based on the beam cross-over (BCO) number of the particular data. The next stage will perform similar merging and distributing functions. After several stages, data from all input channels with a particular BCO number are merged together in a segment tracker. The full event is processed in the segment tracker that allows hits from different planes to be connected together as track segments. Data with different BCO numbers are distributed to different segment trackers so that the full data bandwidth is shared among all of them.
In this article, details of the design as well as several design considerations that may be of interest to other HEP experiments building similar systems are discussed.
II. THE BTEV LEVEL 1 PIXEL TRIGGER SYSTEM
The original 2000 baseline of the BTeV level 1 pixel trigger system can be divided into several stages as shown in the schematic diagram of Fig. 1 .
Data from 60 half planes in 30 pixel detector stations are collected by 120 pixel data combiner boards (PDCB) into 960 serial data channels. The 960 channels, each running at 2.5 Gb/s, are organized as 8 "highways" with 120 channels per highway. In normal operation, the pixel data combiner boards evenly distribute the data to the highways. The data are sent to the level 1 pixel trigger system via 960 optical fibers [4] [5] .
In each highway, data from 120 channels, each representing pixel hits from a fraction of the detector plane, must be preprocessed. The data from the detector are asynchronous and unordered such that a hit from a later BCO may be read out earlier. At the first stage, asynchronous data received from multiple pixel data combiner channels are sorted and ordered within a channel by beam crossing number restoring the time order within each channel in the time stamp ordering (TSO) modules. These data are sent to pixel pre-processors (PP) that find hit clusters and assign xy coordinates to these clusters.
Next, pre-processed data from three adjacent half planes are sent to one of 56 FPGA (Field Programmable Gate Array) segment trackers (ST) in the following stage that perform the To initiate the event building process, the Level 1 switch in the next stage routes packets with identical crossing numbers from 56 different input ports to one of many output ports.
This process is completed once a vertex farm node on the output port receives and assembles all of the data for one crossing thus allowing it to begin the vertex finding phase of the Level 1 trigger algorithm.
It can be seen that the full events needed in the vertex farm nodes are built via the event building switch. We should also mention that in fact, partially built events are needed in the segment trackers already; this is fulfilled with triplication of the links between the PP and the ST stages.
III. THE NEW ARCHITECTURE
The new 2004 architecture of the BTeV level 1 pixel trigger system is shown in Fig. 2 .
The main feature of this new architecture is that the event building function has been moved up the data path and absorbed into the time stamp ordering (TSO), pixel preprocessing (PP) and segment tracking (ST) functions. This architecture eliminates the need for a separate Level 1 switch between the segment trackers (ST) and vertex farm CPU nodes in the original baseline. Since the time stamp ordering and pixel pre-processing functions involve operations which sort and order data items by crossing number. They require large amounts of resources such as memories and FPGA logic elements. It is natural to implement the additional steps necessary to build complete events along with these functions without significantly increasing the complexity of the hardware. The result is that the data at the outputs of the pixel pre-processors now contain complete data from the full pixel detector instead of mere fragments from three adjacent half stations.
Aside from reducing the triplication of interconnections between the PP and ST stages and eliminating the switch between the ST and CPU stages, the new architecture also opens up a myriad of possibilities for other tracking algorithms that need hits from more than 3 adjacent planes in the ST stage.
Naturally there are concerns about the extra complexity in the TSO and the PP stages when the event building functions are combined into these stages. However, through a careful planning, the event building functions can actually be absorbed parasitically into the TSO and PP modules.
The design of the TSO and PP modules and their interconnections are described in the following subsections.
A. The Time Stamp Ordering (TSO) Module
The time stamp ordering (TSO) module receives a cable of 12 optical fibers, 2.5Gb/s each. It stores the random hit data according to the beam cross-over (BCO) number (time stamp) of the hit in temporary memories. After a sufficiently long period of time and the hit data from a BCO are believed have all arrived, the hit data in a BCO are output together to the pixel pre-processor (PP) stage.
To perform the time stamp ordering function, 4 FPGA devices (Altera EP1C6Q240) [6] are use in a TSO module. Data from 3 fibers are handles in one FPGA. Each FPGA is connected to 2 zero bus turnaround (ZBT) synchronous random access memories (SRAM) of size 128K x 32 bits running on a 125 MHz clock. The memories are deep enough to store up to 128 non-empty BCO buckets, which are more than an accelerator turn worth of data. Each FPGA outputs data to 8 differential pairs at a data rate of 375 Mb/s per pair. Each differential pair is routed via the backplane to a PP module. Under normal operation, data from 3 fiber channels in a non-empty BCO are sent to a pre-defined PP module with rotational order.
The data rate of the differential pairs is chosen to be as low as possible to simplify the design of the interconnection and the receivers in the later stages. The reader may note that the total output bandwidth of the TSO module is smaller than the input bandwidth. The justifications are: (1) that the average data input rate is only 12-30% of the input capacity according to the simulation and (2) that the TSO operation is a natural lossless compression process since only one BCO number is needed to be attached to a set of detector hits in the output stream.
Note that the parasitical event building has started here, although barely noticeable.
The data merging and redistributing in the TSO module build a partial event of a "sub-detector" with 3 fiber channels.
Parameters of the TSO and PP modules are listed in Table I .
B. The Pixel Pre-processor (PP) Module
The pixel pre-processor (PP) module receives data from the TSO stage via the backplane. Each PP module has 40 input pairs with a 375 Mb/s data rate connecting to 10 TSO modules with 4 pairs each. Under normal operation, only 20 pairs connecting to 5 TSO modules will be used. The extra interconnections allow the user to flexibly rescale the system, which will be discussed later.
Each PP module uses 4 FPGA devices. Each device has 10 differential pair inputs from 10 TSO modules (5 in normal operation mode). The data are stored in the ZBT SRAM chips connected to the FPGA. The fired hits of adjacent pixels are grouped together to form a cluster, and the weighted center of the cluster is calculated as the estimate of the position of the charged particle track hit. The coordinates of the cluster center are output to the segment tracker (ST) stage to reconstruct the possible track segments.
The outputs from a PP module are organized as 8 front panel RJ-45 connectors each carrying 4 differential pairs at 375 Mb/s per pair. Each PP FPGA outputs 8 pairs, one pair to each connector. The clustered (regrouped) data from a nonempty BCO are routed to an output connector in pre-defined rotational order.
Partial event building again happens in this mergingdistributing process. In each output connector differential pair, data with the same BCO come from a PP FPGA that merges data from 5 TSO modules. Therefore, in the 4 differential pairs of an output connector, data from 4x5x3=60 fiber channels are merged together, which represent half of the pixel detector in each highway.
C. Interconnections between the TSO and the PP Stages
The TSO and the PP modules are designed in VME 6Ux220mm format. Due to the similarity of the two modules, it is possible to combine them onto a single printed circuit board design. The two modules are assembled by installing different front panel connectors and related components as shown in Fig. 3(a) .
The subsystem is implemented in a 21-slot 6U VME crate with sections of slots dedicated to the TSO and PP modules as shown in Fig. 3(b) . The VME P1 is used for control, setup and debug functions while the P2 backplane carries differential signals interconnecting the TSO and PP modules.
Between the 5 TSO modules in section C and the 4 PP modules to the right in D, there is a 4-out 5-in multi-star routing in the P2 backplane. The multi-star routing is repeated 4 times for 4 FPGA devices each in the TSO and PP modules. The same pattern interconnects the TSO modules in section A and the PP modules in B. The mirrored pattern interconnects to TSO modules in C and the PP modules in B.
The P2 plane routing has been studied and can be done in a 10-layer printed circuit boards with 4 ground planes and 6 inner layers organized as 3 differential pairs.
D. System Rescaling
The possibility of partial system operation is a very useful feature for error tolerant operation and staged system commissioning. With upstream event building, it is possible to operate the trigger system at a lower beam rate with as few as one PP module, one segment tracker and one vertex farm node. In the original system shown in Fig. 1 , all TSO, PP and segment tracker modules must function correctly so that the hit information from a part of the detector will not be missing.
In the early stage of the system commissioning, for example, the users can install 10 TSO modules in sections A and C while keeping only 4 PP modules in B. Every PP module is fed by all the 10 TSO modules so its outputs contain hits of the whole detector from all 120 input optical fibers.
The operation rate can be doubled when all the 8 PP modules in B and D are inserted.
In normal operation, two crates are used per highway, with 10 TSO and 16 PP modules to support full operation rate.
E. Orthogonal Interconnection
Another option of interconnections between the TSO and the PP modules has also been studied. In this case, the 10 TSO modules and 16 PP modules are mated orthogonally as shown in Fig. 4 . Each PP module receives data from all 10 TSO modules and thus builds events from full detector.
This design provides relatively even electrical properties among different interconnections. The backplane (not drawn) in this design is a very simple feed-through pin field that provides alignment for the modules on both sides.
Extra works need to be done to understand cooling issues for the orthogonal cards.
F. Segment Tracker and Vertex Farm Stages
The 128 cables output from the PP modules are fed to 64 FPGA segment trackers (ST). Each ST receives 2 cables, one from each crate that contains half detector information. The data from the 2 cables, 8 differential pair channels total, are merged together in the ST FPGA to complete the full event building. In Fig. 2 BCOs, the new segment tracker receives all the hits of the entire detector from some BCOs. Therefore, some processes that could only be performed with the vertex farm CPU in the old scheme, such as matching track segments from different detector plane sets and finding possible vertices, etc. can now be done in the ST with fast firmware, as long as the FPGA resources allow.
The track segments found in this stage are output to the vertex farm nodes. Since the events are fully built, a switch is no longer needed. The ST can directly send data to the CPU as shown in the lower left dash box in Fig. 2 . In the real implementation, the ST and CPU are interconnected together to provide "over-switching" using either passive cables or active modules, called "buffer managers" (BM), as shown in the lower middle and lower right dash boxes in Fig. 2 .
The segment tracker/vertex farm subsystem is the topic of another document.
IV. SYSTEM DESIGN CONSIDERATIONS
Many details have been documented in previous section to help explain system design considerations that experimentalists of other projects might be interested in such as "under-switching" and "over-switching".
A. Under-switching
The silicon resource usage of switching functions that meet our flexibility requirements is O(N 2 ), where N is the number of channels to be switched. Therefore it is desirable to split the full event building functions into as many stages as reasonable and let each stage perform a small switching function along with the pre-processing function.
In order to merge 120 fiber channels together in our design, we let the TSO stage merge only 3 channels and the PP stage merge 5. The last factor of 8 merging is in the segment tracker stage.
The segment tracker stage is the stage where the full events are used. However, its input is "under-switched", i.e., it contains 8 data streams that are still to be merged. This merging is not a problem for ST since data buffering are to be done for segment finding processes anyway. However, if this factor of 8 is pushed to the earlier TSO and PP stages, then the TSO and PP stages must perform merging functions of even larger scales such as factors of 12 and 10 each. The purpose of "under-switching" is to minimize impacts on the preprocessing stages.
B. Over-switching
The second consideration can be called "over-switching". Event building is not the only purpose of data switching. In HEP trigger and DAQ systems, data are also switched for load balancing, fault tolerance etc.
In our example shown in Fig. 2 , full events are built in the segment tracker and no further event building is necessary after this stage. However, small extra switching abilities between the ST and the CPU stages are still provided. The simple passive cable interconnection shown in the lower middle dash box allows 4 CPU nodes to share the same set of data.
Another possibility is to use a set of small interconnection devices called "buffer managers" (BM) that allows data from any of 4 segment tracker modules to be sent to any of 8 CPU nodes.
The buffer manager stage is not used for event building purposes, but the "over-switching" it provides is essential for fault tolerance when dealing with CPU farm node failures, which are likely to happen in large farms. Even under normal operation, a CPU can run a process into extraordinarily long loop occasionally. In this case, other CPU nodes sharing the same load help average out the tail effects.
V. DISCUSSION
We have described how to integrate the event building functions into the pre-processing stages in the BTeV trigger system. Disregarding the specific pre-processor function, each stage can be viewed as a set of switch fabrics each with a few input channels and a few output channels. The entire datacombiner/pre-processor/segment tracker system has a topological structure similar to a multi-stage data switch. However, there is no lump-sum dedicated switch; the switching functions are parasitically spread over the preprocessor system occupying minimal logic resources in each stage. Since only a few channels are to be merged in each "fabric", and some resources such as serial-to-parallel conversion, memory buffers, I/O pins, etc. are already part of the design of the pre-processing functions, the additional FPGA resource required for the switching function is not large.
Despite elimination of a lump-sum dedicated switch, the integrated upstream parasitic event building architecture still provides the same benefits as a conventional switch. It allows more flexibility with trigger algorithms, the ability to easily rescale hardware resources in response to changing running conditions, and the ability to route data around failed hardware components. For example, with upstream event building each segment tracker receives data from all detector planes; a fault encountered by a segment tracker does not halt the entire system. Instead it will only need to reroute data for some BCO numbers to different segment trackers. At worst, some crossings might be dropped from processing until the fault is resolved.
